

DESCRIPTION

SEMICONDUCTOR SUBSTRATE, MANUFACTURING METHOD THEREOF,
AND SEMICONDUCTOR DEVICE

5 TECHNICAL FIELD

The present invention relates to a semiconductor substrate, a manufacturing method thereof, and a semiconductor device.

10 BACKGROUND ART

As a substrate to form a semiconductor device with a high speed and low power consumption, a substrate having a strained silicon layer has received a great deal of attention. A layer (SiGe layer) made
15 of silicon (Si) and germanium (Ge) is grown on a silicon substrate, and a single-crystal silicon layer is grown on that layer. Accordingly, a strain is applied to the silicon layer, and a strained silicon layer is obtained. This strain occurs because the
20 lattice constant of the SiGe layer is slightly larger than that of the single-crystal silicon layer. For example, U.S. Patent No. 5,221,413 to AT&T describes a strained-Si/SiGe/Si substrate.

On the other hand, an SOI substrate having a
25 buried oxide film in a silicon substrate has also received a great deal of attention and put to use as a substrate to form a semiconductor device with a high

speed and low power consumption. A comprehensive report of a combined structure of strained-Si and an SOI (Silicon On Insulator) structure has also been made. This substrate is put into practical use to
5 implement both the high-speed operation by strained-Si and low power consumption performance and higher operation speed of SOI (Shin-ichi Takagi, "Metal-Oxide-Semiconductor (MOS) device technologies using Si/SiGe heretointerfaces", Oyo Buturi, vol. 72,
10 no. 3, pp. 284-290, 2003). In this reference, the substrate is described in association with the structure of a "strained-Si/SiGe/Insulator/Si substrate".

A "strained-Si/insulator/Si substrate" structure
15 having no SiGe layer has also been reported (T.A. Langdo, et. al., Appl. Phys. Lett., vol. 82, no. 24, pp. 4256-4258 (2003)). In this method, after strained-Si/SiGe formed on a first substrate is transferred to an insulating substrate by hydrogen ion
20 implantation, bonding, and separation, the SiGe layer is removed.

All the above-described techniques require further optimization in device and process design, as compared to current Si-LSI. The existence of SiGe is
25 described even in the paper by T.A. Langdo, et. al. However, there still remain problems of the difference in dopant diffusion, metal contact formation, and Ge

diffusion by annealing. In addition, a structure having an insulating layer has the same problems as in SOI because of the presence of the insulating layer, including the problem of heat accumulation by the
5 device operation.

DISCLOSURE OF INVENTION

The present invention has been made in consideration of the above situations, and has as its
10 object to provide a new technique to form, e.g., an Si wafer having a strained-Si layer.

According to the first aspect of the present invention, there is provided a semiconductor substrate comprising, on the semiconductor substrate, a strained
15 semiconductor layer which is made of the same material as the semiconductor substrate. The "semiconductor substrate" includes at least a single-crystal semiconductor substrate and polycrystalline semiconductor substrate and also includes a substrate
20 having a polycrystalline semiconductor layer (including a microcrystalline semiconductor layer) formed on a semiconductor substrate.

According to the second aspect of the present invention, there is provided a method of manufacturing
25 a semiconductor substrate of the present invention, comprising a first step of forming a strained semiconductor layer which is made of a first material

on a semiconductor substrate which is made of a second material at least whose surface functions as a strain induction material to prepare a first substrate, a second step of bonding the strained semiconductor layer of the first substrate to a second substrate which is made of the first material, and a third step of removing a member on a side of the first substrate except the strained semiconductor layer and leaving the strained semiconductor layer on the second substrate.

10 According to the third aspect of the present invention, there is provided a semiconductor substrate manufactured by the above manufacturing method.

According to the fourth aspect of the present invention, there is provided a semiconductor device 15 having a field effect transistor formed on the strain induction layer of the semiconductor substrate.

By the semiconductor substrate of the present invention, the channel mobility can be increased by the strain without changing the process developed by the 20 convention Si-LSI technique.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate 25 the same or similar parts throughout the figures thereof.

BRIEF DESCRIPTION OF DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Fig. 1A is a view showing the layered structure of a first substrate according to Example 1 of the present invention, Fig. 1B is a view showing a bonding step according to Example 1 of the present invention, and Fig. 1C is a view showing a removal step according to Example 1 of the present invention;

Fig. 2A is a view showing the layered structure of a first substrate according to Example 2, Fig. 2B is a view showing a bonding step according to Example 2, Fig. 2C is a view showing a separation step according to Example 2, and Fig. 2D is a view showing a removal step according to Example 2;

Fig. 3A is a view showing the layered structure of a first substrate according to Example 3, Fig. 3B is a view showing a bonding step according to Example 3, Fig. 3C is a view showing a separation step according to Example 3, and Fig. 3D is a view showing a removal step according to Example 3;

Fig. 4A is a view showing a growing step according to Example 4, Fig. 4B is a view showing an anodizing step according to Example 4, Fig. 4C is a

view showing the layered structure of a first substrate according to Example 4, Fig. 4D is a view showing a bonding step according to Example 4, Fig. 4E is a view showing a separation step according to Example 4, and
5 Fig. 4F is a view showing a removal step according to Example 4;

Fig. 5A is a view showing a growing step according to Example 5, Fig. 5B is a view showing an anodizing step according to Example 5, Fig. 5C is a
10 view showing the layered structure of a first substrate according to Example 5, Fig. 5D is a view showing a bonding step according to Example 5, Fig. 5E is a view showing a separation step according to Example 5, and Fig. 5F is a view showing a removal step according to
15 Example 5;

Fig. 6A is a view showing an anodizing step according to Example 6, Fig. 6B is a view showing the layered structure of a first substrate according to Example 6, Fig. 6C is a view showing a bonding step
20 according to Example 6, Fig. 6D is a view showing a separation step according to Example 6, and Fig. 6E is a view showing a removal step according to Example 6;

Fig. 7A to 7D are views showing a semiconductor substrate and a manufacturing method thereof; and

25 Fig. 8 is a schematic sectional view showing a state in which a layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is formed as the pore sealing member of a

porous surface layer.

BEST MODE FOR CARRYING OUT THE INVENTION

The preferred embodiments of the present
5 invention will be described below.

The preferred embodiments of the present
invention are directed to a method of forming a
strained semiconductor made of a first material on a
semiconductor substrate made of a second material and
10 includes the following embodiments.

(First Embodiment)

A strain induction layer is formed on the surface
of a semiconductor substrate made of a second material.
A strained semiconductor layer made of a first material
15 is formed on the strain induction layer to prepare a
first substrate. A second substrate made of a first
material is bonded to the first substrate. The
semiconductor substrate made of the second material and
the strain induction layer are removed. Accordingly,
20 the strained semiconductor layer made of the first
material can be formed on the second substrate made of
the first material while being in contact with the
second substrate.

As the first and second materials, silicon is
25 typically used.

As the strain induction layer, a layer ($\text{Si}_{1-x}\text{Ge}_x$
layer) containing silicon and germanium is formed. A

layer (preferably, a single-crystal silicon layer) almost made of silicon is formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strained semiconductor layer.

In the $\text{Si}_{1-x}\text{Ge}_x$ layer formed on the semiconductor
5 substrate made of the second material, x preferably falls within the range of 0 to 0.5. More preferably, x is almost 0 on the surface of the semiconductor substrate and gradually changes. On the uppermost surface on which the strained semiconductor layer is
10 formed, x is preferably 0.1 to 0.5. Lattice relaxation occurs at least on the uppermost surface so that the strain there is small.

The member on the first substrate side except the strained semiconductor layer can be removed by a
15 mechanical removing method such as grinding or polishing. Alternatively, hydrogen ions may be implanted into the semiconductor substrate made of the second material or the strain induction layer before bonding, and after bonding, the members may be
20 separated at the implantation interface.

The $\text{Si}_{1-x}\text{Ge}_x$ layer on the strained semiconductor layer is removed by polishing or chemical etching.

After the $\text{Si}_{1-x}\text{Ge}_x$ layer is removed, and only the strained semiconductor layer is left on the second
25 substrate, surface planarization may be done. A manufacturing method according to this embodiment can further comprise a step of forming a circuit element by

using the strained semiconductor layer as an active layer. For a device having such a circuit element, a high-speed operation can be implemented by the strained semiconductor layer.

5 (Second Embodiment)

A separation layer is formed on the surface of a semiconductor substrate made of a second material. A strain induction layer is formed on the separation layer. In addition, a strained semiconductor layer
10 made of a first material is formed on the strain induction layer to prepare a first substrate.

A second substrate made of a first material is bonded to the first substrate. The members are separated at the separation layer. After that, the
15 remaining separation layer and strain induction layer are removed. Accordingly, the strained semiconductor layer made of the first material can be formed on the second substrate made of the first material while being in contact with the second substrate.

20 As the first and second materials, silicon is typically used. The separation layer can be formed typically by porosifying the surface of the semiconductor substrate (silicon substrate) made of the second material by anodizing. As another method, after
25 the strain induction layer and strained semiconductor layer are formed, ions of, e.g., hydrogen are implanted to form the separation layer in the strain induction

layer or the semiconductor substrate made of the second material.

As the strain induction layer, a layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is formed. A layer
5 (preferably, a single-crystal silicon layer) almost made of silicon is formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strained semiconductor layer.

In the $\text{Si}_{1-x}\text{Ge}_x$ layer formed on the separation layer, x preferably falls within the range of 0 to 0.5.
10 More preferably, x is almost 0 on the surface of the separation layer and gradually changes. On the uppermost surface on which the strained semiconductor layer is formed, x is preferably 0.1 to 0.5. Lattice relaxation occurs at least on the uppermost surface so
15 that the strain there is small.

When the separation layer is a porous layer, the separation step is executed by wedge insertion, tensile/shearing force application, liquid jet (e.g., water jet) injection, gas jet injection, or ultrasonic
20 wave application. When the separation layer is formed by ion implantation, the separation step is done by annealing at 200°C to 300°C to 500°C to 600°C.

The $\text{Si}_{1-x}\text{Ge}_x$ layer on the strained semiconductor layer is removed by polishing or chemical etching.

25 After the $\text{Si}_{1-x}\text{Ge}_x$ layer is removed, and only the strained semiconductor layer is left on the second substrate, surface planarization may be done.

A manufacturing method according to this embodiment can further comprise a step of forming a circuit element by using the strained semiconductor layer as an active layer. For a device having such a circuit element, a high-speed operation can be implemented by the strained semiconductor layer.

(Third Embodiment)

A separation layer is formed on the surface of a semiconductor substrate made of a second material. A strain induction layer is formed on the separation layer. In addition, a strained semiconductor layer made of a first material is formed on the strain induction layer to prepare a first substrate.

A second substrate made of a first material is bonded to the first substrate. The members are separated at the separation layer. After that, the remaining separation layer and strain induction layer are removed. Accordingly, the strained semiconductor layer made of the first material can be formed on the second substrate made of the first material while being in contact with the second substrate.

As the first and second materials, silicon is typically used.

The separation layer can be formed typically by porosifying the surface of the semiconductor substrate (silicon substrate) made of the second material by anodizing.

As the strain induction layer, a layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is formed as the pore sealing material of the porous surface layer. A layer (preferably, a single-crystal silicon layer) almost
5 made of silicon is formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strained semiconductor layer. Fig. 8 is a schematic sectional view showing a state in which the layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is formed as the pore sealing member of a porous surface layer. As
10 shown in Fig. 8, the pores in the surface layer of a porous layer 40 are filled with an $\text{Si}_{1-x}\text{Ge}_x$ layer 41 so that the Si surface is covered with the $\text{Si}_{1-x}\text{Ge}_x$ layer 41.

In the strain induction $\text{Si}_{1-x}\text{Ge}_x$ layer, x
15 preferably falls within the range of 0 to 0.5. The $\text{Si}_{1-x}\text{Ge}_x$ layer is formed to fill the pores in the porous surface layer. Lattice relaxation occurs at least on the uppermost surface so that the strain there is small.

20 When the separation layer is a porous layer, the separation step is executed by wedge insertion, tensile/shearing force application, liquid jet (e.g., water jet) injection, gas jet injection, or ultrasonic wave application.

25 The $\text{Si}_{1-x}\text{Ge}_x$ layer on the strained semiconductor layer is removed by polishing or chemical etching.

After the $\text{Si}_{1-x}\text{Ge}_x$ layer is removed, and only the

strained semiconductor layer is left on the second substrate, surface planarization may be done. A manufacturing method according to this embodiment can further comprise a step of forming a circuit element by using the strained semiconductor layer as an active layer. For a device having such a circuit element, a high-speed operation can be implemented by the strained semiconductor layer.

(Fourth Embodiment)

10 A layer ($\text{Si}_{1-y}\text{Ge}_y$ layer) containing germanium is formed on the surface of a semiconductor substrate made of a second material. After that, a porous SiGe layer is formed by anodizing as a separation layer. A layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is formed again as
15 a strain induction layer on the porous SiGe layer. A layer (preferably, a single-crystal silicon layer) almost made of silicon is formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strained semiconductor layer made of a first material, thereby preparing a first substrate.

20 A second substrate made of a first material is bonded to the first substrate. The members are separated at the separation layer. After that, the remaining separation layer and SiGe layer are removed. Accordingly, the strained semiconductor layer made of
25 the first material can be formed on the second substrate made of the first material while being in contact with the second substrate.

As the first and second materials, silicon is typically used.

In the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strain induction layer, x preferably falls within the range of 0.1 to 0.5.

5 More preferably, x is almost 0 on the surface of the semiconductor substrate and gradually changes. On the uppermost surface, x is preferably 0.1 to 0.5. Lattice relaxation occurs at least on the uppermost surface so that the strain there is small.

10 When the separation layer is a porous layer, the separation step is executed by wedge insertion, tensile/shearing force application, liquid jet (e.g., water jet) injection, gas jet injection, or ultrasonic wave application.

15 The $\text{Si}_{1-x}\text{Ge}_x$ layer on the strained semiconductor layer is removed by polishing or chemical etching.

After the $\text{Si}_{1-x}\text{Ge}_x$ layer is removed, and only the strained semiconductor layer is left on the second substrate, surface planarization may be done.

20 A manufacturing method according to this embodiment can further comprise a step of forming a circuit element by using the strained silicon layer as an active layer. For a device having such a circuit element, a high-speed operation can be implemented by
25 the strained semiconductor layer.

(Fifth Embodiment)

A layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) containing germanium is

formed as a strain induction layer on the surface of a semiconductor substrate made of a second material.

After that, a porous SiGe layer is formed by anodizing as a separation layer. In the strain induction $\text{Si}_{1-x}\text{Ge}_x$

5 layer formed on the semiconductor substrate made of the second material, x preferably falls within the range of 0.1 to 0.5. More preferably, x is almost 0 on the surface of the semiconductor substrate and gradually changes. On the uppermost surface, x is preferably 0.1

10 to 0.5. Lattice relaxation occurs at least on the uppermost surface so that the strain there is small.

Hence, the $\text{Si}_{1-x}\text{Ge}_x$ layer functions almost as a strain induction layer even after porosified.

A layer (preferably, a single-crystal silicon
15 layer) almost made of silicon is formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer as a strained semiconductor layer made of a first material, thereby preparing a first substrate.

A second substrate made of a first material is bonded to the first substrate. The members are
20 separated at the separation layer. After that, the remaining separation layer and $\text{Si}_{1-x}\text{Ge}_x$ layer are removed. Accordingly, the strained semiconductor layer made of the first material can be formed on the second substrate made of the first material while being in
25 contact with the second substrate.

As the first and second materials, silicon is typically used.

When the separation layer is a porous layer, the separation step is executed by wedge insertion, tensile/shearing force application, liquid jet (e.g., water jet) injection, gas jet injection, or ultrasonic
5 wave application.

The $\text{Si}_{1-x}\text{Ge}_x$ layer on the strained semiconductor layer is removed by polishing or chemical etching.

After the $\text{Si}_{1-x}\text{Ge}_x$ layer is removed, and only the strained semiconductor layer is left on the second
10 substrate, surface planarization may be done.

A manufacturing method according to this embodiment can further comprise a step of forming a circuit element by using the strained silicon layer as an active layer. For a device having such a circuit
15 element, a high-speed operation can be implemented by the strained semiconductor layer.

The examples of the present invention will be described below with reference to the accompanying drawings. Examples 1 to 5 to be described later
20 correspond to the above-described first to fifth embodiments, respectively.

[Example 1]

A method of manufacturing a semiconductor substrate (member) according to Example 1 of the present invention will be described with reference to
25 Figs. 1A to 1C.

In the step (lamination step) shown in Fig. 1A, a

first substrate (member) 10 which has, on a silicon substrate 11, a layer (SiGe layer) 12 containing silicon and germanium (additional material), and a silicon layer 13 on the SiGe layer 12 is prepared.

5 [Epitaxial Growth of SiGe Layer]

First, the strain induction $\text{Si}_{1-x}\text{Ge}_x$ layer 12 ($x = 0.1$ to 0.5 and, for example, $x = 0.3$) is epitaxially grown on the silicon substrate 11 by CVD by lamp heating. The conditions are preferably as follows.

10 Note that prebaking may be executed before growth.

· Carrier gas: H_2

The flow rate of H_2 is preferably 25 to 45 l/min and, typically, 30 l/min.

· First source gas: SiH_4

15 The flow rate of SiH_4 is preferably 50 to 200 sccm and, typically, 100 sccm.

· Second source gas: 2% GeH_4

The flow rate of 2% GeH_4 is preferably 20 to 500 sccm and, typically, 300 sccm.

20 · Chamber pressure

The chamber pressure is preferably 10 to 100 Torr and, typically, 100 Torr.

· Temperature (substrate temperature)

The temperature is preferably 650°C to 680°C.

25 · Growth rate

The growth rate is preferably 10 to 50 nm/min.

· The composition ratio of Ge can be changed depending

on the mixture ratio of the source gases. Preferably, the Ge concentration is set low at the early stage of growth on the single-crystal silicon substrate and increased as the epitaxial growth progresses. The Ge ratio is preferably finally set to $x = 0.1$ to 0.5 . The strain on the uppermost surface is relaxed by, e.g., introducing defects.

It is also preferable to anneal (prebake) the surface of the silicon substrate 11 in a hydrogen atmosphere before growth of the $\text{Si}_{1-x}\text{Ge}_x$ layer 12. In prebaking, the flow rate of hydrogen is preferably 15 to 45 l/min (typically 40 l/min). The temperature is preferably 700°C to $1,000^\circ\text{C}$ (typically 950°C). The chamber pressure is preferably 10 to 760 Torr (typically 80 Torr). At the early stage, the single-crystal silicon layer is preferably grown at a low growth rate of 50 nm/min or less.

When a sample is loaded/unloaded in/from the CVD apparatus, a native oxide film formed on the surface may be removed by, e.g., dipping the surface in a diluted HF solution in each step before loading in the apparatus.

[Formation of Strained-Si Layer]

Next, the single-crystal silicon layer 13 is grown on the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 by CVD. The single-crystal silicon layer 13 formed in this way has a lattice constant different from that of the

underlying $\text{Si}_{1-x}\text{Ge}_x$ layer 12 and therefore functions as a strained silicon layer. According to this example, the concentration of germanium in the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 near the interface between the strained silicon layer 13 and the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 can precisely be controlled. In addition, the concentration distribution in the interface can be made uniform (flat). Hence, the strain of the strained silicon layer formed on the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 can easily be controlled. For this reason, a high-quality strained silicon layer 13 can be obtained. The growth conditions of the single-crystal silicon layer serving as the strained silicon layer 13 are as follows.

• Carrier gas: H_2

The flow rate of hydrogen is preferably 15 to 45 l/min and, typically, 30 l/min.

• Source gas: SiH_4

The flow rate of the source gas is preferably 50 to 500 SCCM and, typically, 100 SCCM.

• Chamber pressure

The chamber pressure is preferably 10 to 100 Torr and, typically, 80 Torr.

• Growth temperature (substrate temperature)

The growth temperature is preferably 650°C to 1,000°C and, typically, 900°C.

• Growth rate

The growth rate is preferably 10 to 500 nm/min.

[Finish on First Substrate Side]

With the above-described step, the first substrate (member) 10 schematically shown in Fig. 1A is obtained. Instead of forming the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 and strained silicon layer 13 by multiple steps, as
5 described above, the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 and strained silicon layer 13 may be formed in a single step (e.g., the CVD step) by changing the Ge concentration (or the concentrations of other gases) and other conditions
10 gradually or stepwise.

[Bonding]

Next to the step shown in Fig. 1A, in the step (bonding step) shown in Fig. 1B, a second substrate (member) 30 is bonded to the upper surface side of the
15 first substrate (member) 10. The first substrate (member) 10 and second substrate (member) 30 may simply be bonded. Alternatively, to firmly couple the bonded substrates, anodizing or annealing may be executed. The second substrate (member) 30 is typically a silicon
20 substrate. The bonding surfaces of the substrates to be bonded preferably undergo a hydrophobic treatment (this also applies to the examples to be described later). This is because if the bonding surfaces are hydrophilic, a silicon oxide film is formed at the
25 bonding interface.

[Removal (Grinding/Etching) of Substrate]

Next to the step shown in Fig. 1B, in the step

(removal step) shown in Fig. 1C, the silicon substrate 11 of the substrate (bonded substrate stack) formed by bonding is removed. The removal is done by, e.g., mechanical removal such as grinding or polishing or
5 chemical removal such as wet etching or dry etching. If the substrate is removed by chemical etching, a solution mixture of KOH, $K_2Cr_2O_7$, propanol and H_2O is used. Si can be removed at a selectivity of about 20 times with respect to $Si_{0.7}Ge_{0.3}$ (D.J. Godbey, et. al.,
10 Appl. Phys. Lett., vol. 56, no. 4, pp. 373-379 (1990)). Alternatively, when EDP (Ethylene Diamine Pyrocatechol) is used, Si can be removed at 82°C at a selectivity of about 390 times with respect to $Si_{0.72}Ge_{0.28}$ (D. Feijoo, et. al., J. Electro. Mat., vol. 23, no. 6, pp. 493-496
15 (1994)).

In addition, the $Si_{1-x}Ge_x$ layer 12 is removed. The $Si_{1-x}Ge_x$ layer 12 is to be removed by, e.g., polishing or chemical etching. If the $Si_{1-x}Ge_x$ layer 12 is removed by chemical etching, a solution mixture of HF (0.5%),
20 HNO_3 , and H_2O (5 : 40 : 20) is used. $Si_{0.7}Ge_{0.3}$ can be removed at a selectivity of about 13 times with respect to Si (A.H. Krist, et. al., Appl. Phys. Lett., vol. 58, no. 17, pp. 1899-1901 (1991)).

That is, a transfer step is executed by the
25 bonding step shown in Fig. 1B and the removal step shown in Fig. 1C. Fig. 1C is a schematic sectional view showing the semiconductor substrate manufactured

by this example.

[Circuit by Strained-Si/H₂ Annealing]

When a circuit element is formed by using the strained silicon layer 13, a device with a high speed
5 and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor device) will be described later. The surface may be planarized by polishing or hydrogen annealing as needed.

10 [Example 2]

A method of manufacturing a semiconductor substrate (member) according to Example 2 of the present invention will be described with reference to Figs. 2A to 2D. Before the Si_{1-x}Ge_x layer of Example 1
15 is formed, a porous layer is formed near the surface of a silicon substrate 11 as a separation layer.

[Anodizing]

First, a porous Si layer 14 is formed on the single-crystal silicon substrate 11 by anodizing.
20 Anodizing can typically be done by filling an anodizing tank having a platinum electrode pair with a solution containing hydrogen fluoride (HF), placing the silicon substrate 11 between the electrodes, and supplying a current between the electrodes.

25 The porous Si layer 14 formed by this step has a fragile structure and functions as a separation layer in the separation step later. For anodizing, the

conditions disclosed in, e.g., Japanese Patent Laid-Open No. 7-302889 can be employed.

A protective film such as an oxide film may be formed on the surfaces of internal pores of the porous Si layer 14. Alternatively, a plurality of layers having different porosities may be formed by controlling the anodizing solution or current. For example, a first porous layer may be formed on the surface side, and a second porous layer having a higher porosity than the first porous layer can be formed under the first porous layer.

[SiGe+Si EPI Bonding]

The steps of forming a strain induction $\text{Si}_{1-x}\text{Ge}_x$ layer 12 containing silicon and germanium (additional material) and a strained silicon layer 13 on the porous Si layer 14 and bonding the first substrate to the second substrate are the same as in Example 1. A first substrate (member) 10' has a structure schematically shown in Fig. 2A. The structure shown in Fig. 2B is obtained by the bonding step.

It is also preferable to anneal (prebake) the surface of the porous Si layer 14 in a hydrogen atmosphere before the $\text{Si}_{1-x}\text{Ge}_x$ layer 12 is formed on the porous Si layer 14. In prebaking, the flow rate of hydrogen is preferably 15 to 45 l/min (typically 40 l/min). The temperature is preferably 700°C to 1,000°C (typically 950°C). The chamber pressure is preferably

10 to 760 Torr (typically 80 Torr). At the early stage, the single-crystal silicon layer is preferably grown at a low growth rate of 50 nm/min or less.

When a sample is loaded/unloaded in/from the CVD
5 apparatus, a native oxide film formed on the surface may be removed by, e.g., dipping the surface in a diluted HF solution in each step before loading in the apparatus.

[Removal (Separation/Etching) of Substrate]

10 Next to the step shown in Fig. 2B, in the step (separation step) shown in Fig. 2C, the substrate (bonded substrate stack) formed by bonding is separated into two substrates at the portion of the separation layer (porous Si layer) 14. That is, a transfer step
15 is executed by the bonding step shown in Fig. 2B and the separation step shown in Fig. 2C. The separation step can be executed by, e.g., injecting a fluid to the separation layer 14 while rotating the bonded substrate stack about its axis. Reference numerals 14' and 14"
20 schematically indicate porous layers remaining on the substrates after separation.

In place of the separation method using a fluid such as a liquid or gas, a separation method using stress of tension, compression, or shearing may be
25 employed. Alternatively, these methods may be combined.

The porous layer 14" which remains on the second

substrate 30 after separation is removed by etching, polishing, grinding, or annealing in a reducing atmosphere containing hydrogen. To remove the porous layer by etching, the porous layer 14" is selectively
5 removed at a selectivity of about $1 : 10^5$ by using a solution mixture of HF, H_2O_2 , and H_2O .

When the large surface area of the porous layer is used, it can also selectively be removed by using another Si etchant.

10 In addition, the $Si_{1-x}Ge_x$ layer 12 is removed. The $Si_{1-x}Ge_x$ layer 12 is removed by, e.g., polishing or chemical etching. If the $Si_{1-x}Ge_x$ layer 12 is to be removed by chemical etching, a solution mixture of HF (0.5%), HNO_3 , and H_2O (5 : 40 : 20) is used. $Si_{0.7}Ge_{0.3}$
15 can be removed at a selectivity of about 13 times with respect to Si (A.H. Krist, et. al., Appl. Phys. Lett., vol. 58, no. 17, pp. 1899-1901 (1991)).

Fig. 2D is a schematic sectional view of the semiconductor substrate manufactured by this example.

20 [Circuit by Strained-Si/ H_2 Annealing]

When a circuit element is formed by using the strained silicon layer 13, a device with a high speed and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor
25 device) will be described later. The surface may be planarized by polishing or hydrogen annealing as needed.

[Example 3]

A method of manufacturing a semiconductor substrate (member) according to Example 3 of the present invention will be described with reference to
5 Figs. 3A to 3D. Instead of the $\text{Si}_{1-x}\text{Ge}_x$ formation step of Example 2, the pores of the porous layer are sealed by SiGe.

[Anodizing]

First, a porous Si layer 14 is formed on a
10 single-crystal silicon substrate 11 by anodizing, as shown in Fig. 3A. Anodizing can typically be done by filling an anodizing tank having a platinum electrode pair with a solution containing hydrogen fluoride (HF), placing the silicon substrate 11 between the
15 electrodes, and supplying a current between the electrodes. The porous Si layer 14 formed by this step has a fragile structure and functions as a separation layer in the separation step later. The conditions of anodizing are disclosed in, e.g., Japanese Patent
20 Laid-Open No. 7-302889.

A protective film such as an oxide film may be formed on the surfaces of internal pores of the porous Si layer 14. Alternatively, a plurality of layers having different porosities may be formed by
25 controlling the anodizing solution or current. For example, a first porous layer may be formed on the surface side, and a second porous layer having a higher

porosity than the first porous layer can be formed under the first porous layer.

[Pore Sealing by SiGe]

The surface pores of the porous Si layer 14 are
5 sealed by $\text{Si}_{1-x}\text{Ge}_x$. The conditions are preferably as follows. Note that prebaking (to be described later) may be executed before growth.

• Carrier gas: H_2

The flow rate of H_2 is preferably 25 to 45 l/min
10 and, typically, 30 l/min.

• First source gas: SiH_4

The flow rate of SiH_4 is preferably 50 to 200 sccm and, typically, 100 sccm.

• Second source gas: 2% GeH_4

15 The flow rate of 2% GeH_4 is preferably 20 to 500 sccm and, typically, 300 sccm.

• Chamber pressure

The chamber pressure is preferably 10 to 100 Torr and, typically, 100 Torr.

20 • Temperature

The temperature is preferably 650°C to 680°C.

• Growth rate

The growth rate is preferably 5 to 20 nm/min.

The composition ratio of Ge of the sealing $\text{Si}_{1-x}\text{Ge}_x$
25 layer can be changed depending on the mixture ratio of the source gases. Preferably, $x = 0.1$ to 0.5 . The strain of the sealing layer is relaxed due to the

presence of surface pores. With this step, the strain induction $\text{Si}_{1-x}\text{Ge}_x$ layer 12 is formed.

It is also preferable to anneal (prebake) the surface of the silicon substrate 11 in a hydrogen atmosphere before pore sealing. In prebaking, the flow rate of hydrogen is preferably 15 to 45 l/min (typically 40 l/min). The temperature is preferably 700°C to 1,000°C (typically 950°C). The chamber pressure is preferably 10 to 760 Torr (typically 80 Torr).

When a sample is loaded/unloaded in/from the CVD apparatus, a native oxide film formed on the surface may be removed by, e.g., dipping the surface in a diluted HF solution in each step before loading in the apparatus.

[Si EPI to Finish]

The steps from the step of forming a silicon layer 13 on the SiGe sealing layer to the finish are the same as in Example 2. A first substrate (member) 10" has the structure schematically shown in Fig. 3A. The structure shown in Fig. 3B is obtained by the bonding step. After separation, the substrate is separated into two parts, as shown in Fig. 3C, and a transfer step is executed.

Fig. 3D is a schematic sectional view of the semiconductor substrate manufactured by this example.

[Circuit by Strained-Si/ H_2 Annealing]

When a circuit element is formed by using the strained silicon layer 13, a device with a high speed and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor device) will be described later. The surface may be planarized by polishing or hydrogen annealing as needed.

[Example 4]

A method of manufacturing a semiconductor substrate (member) according to Example 4 of the present invention will be described with reference to Figs. 4A to 4F. Instead of porosifying the silicon substrate of Example 2, a SiGe layer formed on a silicon substrate 11 is porosified.

[Epitaxial Growth of SiGe Layer]

As shown in Fig. 4A, a layer 15 ($\text{Si}_{1-y}\text{Ge}_y$ layer: $y = 0.1$ to 0.5 and, for example, $y = 0.3$) containing silicon and germanium (additional material) is epitaxially grown on the single-crystal silicon substrate 11 by CVD by lamp heating. The conditions are preferably as follows. Note that the above-described prebaking may be executed before growth.

· Carrier gas: H_2

The flow rate of H_2 is preferably 25 to 45 l/min and, typically, 30 l/min.

· First source gas: SiH_4

The flow rate of SiH_4 is preferably 50 to 200 sccm and, typically, 100 sccm.

• Second source gas: 2% GeH_4

The flow rate of 2% GeH_4 is preferably 20 to 500 sccm and, typically, 300 sccm.

• Chamber pressure

The chamber pressure is preferably 10 to 100 Torr and, typically, 100 Torr.

• Temperature

The temperature is preferably 650°C to 680°C.

• Growth rate

The growth rate is preferably 10 to 50 nm/min.

• The composition ratio of Ge can be changed depending on the mixture ratio of the source gases. Preferably, the Ge concentration is set low at the early stage of growth on the single-crystal silicon substrate 11 and increased as the epitaxial growth progresses. The Ge ratio is preferably finally set to $x = 0.1$ to 0.5 . The strain on the uppermost surface is relaxed by, e.g., introducing defects.

[SiGe Anodizing]

Next to the step shown in Fig. 4A, in the step (anodizing step) shown in Fig. 4B, a porous layer 16 is formed on the $\text{Si}_{1-y}\text{Ge}_y$ layer 15 by anodizing. Anodizing can typically be done by filling an anodizing tank having a platinum electrode pair with a solution containing hydrogen fluoride (HF), placing the silicon

substrate 11 having the $\text{Si}_{1-y}\text{Ge}_y$ layer 15 between the electrodes, and supplying a current between the electrodes. The porous layer 16 formed by this step has a fragile structure and functions as a separation layer in the separation step later.

A protective film such as an oxide film may be formed on the surfaces of internal pores of the porous layer. When SiGe is oxidized, SiO_2 is formed on the surface, and Ge is pushed inward. An oxide film is formed on the surfaces of the internal pores. Alternatively, a plurality of layers having different porosities may be formed by controlling the anodizing solution or current. For example, a first porous layer can be formed on the surface side of the $\text{Si}_{1-y}\text{Ge}_y$ layer 15, and a second porous layer having a higher porosity than the first porous layer can be formed under the first porous layer. The porous layer 16 may be deeper than the $\text{Si}_{1-y}\text{Ge}_y$ layer 15 and reach the silicon substrate 11 (Fig. 4B shows the porous layer 16 which does not reach the silicon substrate 11).

Since porous layer formation by anodizing is a kind of electrolytic etching, it is easy to selectively etch defects. Hence, the defects which are introduced in forming the $\text{Si}_{1-y}\text{Ge}_y$ layer 15 hardly remain in the single-crystal silicon portion remaining after porous layer formation. As a result, the crystallinity recovers.

[SiGe+Si EPI to Finish]

The steps from the step of forming a strain induction layer ($\text{Si}_{1-x}\text{Ge}_x$ layer) 12 containing silicon and germanium (additional material) on the porous layer 16 to the finish are the same as in Example 2. A first substrate (member) 10" has the structure schematically shown in Fig. 4C. The structure shown in Fig. 4D is obtained by the bonding step. After separation, the substrate is separated into two parts, as shown in Fig. 4E, and a transfer step is executed. Fig. 4F is a schematic sectional view of the semiconductor substrate manufactured by this example.

[Circuit by Strained-Si/ H_2 Annealing]

When a circuit element is formed by using the strained silicon layer 13, a device with a high speed and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor device) will be described later. The surface may be planarized by polishing or hydrogen annealing as needed.

[Example 5]

A method of manufacturing a semiconductor substrate (member) according to Example 5 of the present invention will be described with reference to Figs. 5A to 5F. If lattice relaxation has already occurred on the surface of the porous SiGe layer of Example 4, a strained silicon layer 13 can be formed on

it without forming another SiGe layer.

The remaining steps are the same as in Example 4. Fig. 5A is a schematic sectional view of the SiGe layer EPI step. Fig. 5B is a schematic sectional view of the
5 anodizing step.

A first substrate (member) 10'' has the structure schematically shown in Fig. 5C. The structure shown in Fig. 5D is obtained by the bonding step. After separation, the substrate is separated into two parts,
10 as shown in Fig. 5E, and a transfer step is executed. Fig. 5F is a schematic sectional view of the semiconductor substrate manufactured by this example.
[Circuit by Strained-Si/H₂ Annealing]

When a circuit element is formed by using the
15 strained silicon layer 13, a device with a high speed and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor device) will be described later. The surface may be planarized by polishing or hydrogen annealing as
20 needed.

[Example 6]

A method of manufacturing a semiconductor substrate (member) according to Example 6 of the present invention will be described with reference to
25 Figs. 6A to 6E.

Semiconductor Substrate

As a semiconductor substrate made of the second

material of Examples 4 and 5, a substrate made of a material such as germanium having a lattice constant larger than that of silicon is used in place of a silicon substrate. In addition to germanium, a
5 compound semiconductor such as SiGe or GaAs as a IV mixed crystal can be used. For SiGe bulk crystal, the Institute for Materials Research of Tohoku University has reported the growth of single-crystal bulk SiGe in the abstract of a new research project in the
10 grants-in-aid for scientific research (S).

A porous layer 26 is formed on an SiGe or Ge substrate 21 (Fig. 6A). Since the crystal is a bulk crystal from the beginning, the lattice is aligned to the substrate. A strained-Si layer 13 is grown on the
15 porous layer 26 (Fig. 6B). The structure is bonded to a second substrate (member) 30 (Fig. 6C). After that, the members are separated at a porous layer 24 (Fig. 6D). As in the above-described examples, the separation layer is removed so that a strained
20 semiconductor substrate having the strained-Si layer 13 on the second substrate (member) 30 is manufactured (Fig. 6E).

Before formation of the porous layer 24, an $\text{Si}_{1-x}\text{Ge}_x$ layer may be formed to decrease the different in
25 lattice constant to Si.

[Circuit by Strained-Si/ H_2 Annealing]

When a circuit element is formed by using the

strained silicon layer 13, a device with a high speed and low power consumption can be obtained. Formation of the circuit element (manufacture of a semiconductor device) will be described later. The surface may be
5 planarized by polishing or hydrogen annealing as needed.

In the above-described examples, a strained semiconductor layer is formed by using, for a strain induction layer, a material having a lattice constant
10 larger than that of a single-crystal semiconductor. The present invention can also be applied to a case in which a strained semiconductor layer is formed by using, for a strain induction layer, a material having a lattice constant smaller than that of a
15 single-crystal semiconductor. For example, to form a strained semiconductor layer of silicon having a lattice constant smaller than that of single-crystal silicon, SiC or diamond may be used for the strain induction layer.

20 In the above-described examples, the strained semiconductor layer of silicon is formed directly on the silicon substrate as the second substrate. However, a noncrystal layer such as a layer of polysilicon (including microcrystalline silicon) or
25 amorphous silicon may be formed on the strained semiconductor layer or second substrate and bonded so that the strained semiconductor layer is formed on the

polysilicon layer or amorphous silicon layer (the amorphous silicon layer is changed to a polycrystal if annealing is to be executed to firmly couple the bonded substrates) formed on the silicon substrate. The

5 semiconductor substrate manufacturing method of the present invention also incorporates this form. The structure having a polysilicon layer or the like formed on the silicon substrate is also incorporated as the "semiconductor substrate" of the present invention.

10 The semiconductor substrate need not always be a single-crystal substrate. A polycrystal substrate may be used.

The semiconductor substrate serving as the second substrate may have a heavily doped impurity layer

15 formed on its surface. Alternatively, the substrate itself may contain an impurity at a high concentration. For example, when a P^+ -substrate or a substrate having a P^+ -layer is used as the semiconductor substrate serving as the second substrate, and a strained

20 semiconductor layer as a P^- -layer is bonded to the substrate, a P^-/P^+ -substrate can be manufactured.

<Example of Semiconductor Device>

A semiconductor device (device) using a semiconductor substrate manufactured by the substrate

25 manufacturing method described in the above examples and a manufacturing method thereof will be described next with reference to Figs. 7A to 7D.

First, a semiconductor substrate is manufactured by using the semiconductor substrate (member) manufacturing method as Examples 1 to 5. This semiconductor substrate has a strained-Si layer on a silicon substrate, as described above. The semiconductor substrate will be referred to as a strained-Si substrate hereinafter. With such a strained-Si substrate, a device with a higher speed can be obtained as compared to a normal Si substrate. This is because the strained-Si layer is superior to an Si layer without strain.

In the step shown in Fig. 7A, an active region 1103' in which a transistor (e.g., a field effect transistor such as a MOS transistor or a bipolar transistor) is to be formed and an element isolation region 1054 are formed on a prepared strained-Si substrate 1002. More specifically, the active region 1103' and element isolation region 1054 can be formed by, e.g., a method of patterning a strained-Si layer 1105 into an island shape, a LOCOS oxidation method, or a trench method.

A gate insulating film 1056 is formed on the surface of the strained-Si layer 1105. As the material of the gate insulating film 1056, for example, silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, tantalum oxide, hafnium oxide, titanium oxide, scandium oxide, yttrium oxide gadolinium oxide,

lanthanum oxide, zirconium oxide, or mixture glass thereof can suitably be used. The gate insulating film 1056 can be formed by, e.g., oxidizing the surface of the strained-Si layer 1105 or depositing an insulating substance on the strained-Si layer 1105 by CVD or PVD.

A gate electrode 1055 is formed on the gate insulating film 1056. The gate electrode 1055 can be made of, e.g., polysilicon doped with a p- or n-type impurity, a metal such as tungsten, molybdenum, titanium, tantalum, aluminum, or copper or an alloy containing at least one of them, a metal silicide such as molybdenum silicide, tungsten silicide, or cobalt silicide, or a metal nitride such as titanium nitride, tungsten nitride, or tantalum nitride. The gate insulating film 1056 may be formed by forming a plurality of layers made of different materials, like a polycide gate. The gate electrode 1055 may be formed by, e.g., a method called salicide (self-aligned silicide), a method called a damascene gate process, or any other method. With the above-described step, the structure shown in Fig. 7A is obtained.

In the step shown in Fig. 7B, an n-type impurity such as phosphorus, arsenic, or antimony or a p-type impurity such as boron is introduced into the active region 1103' to form relatively lightly doped source and drain regions 1058. The impurity can be introduced by, e.g., ion implantation and annealing.

An insulating film is formed to cover the gate electrode 1055 and etched back to form a sidewall 1059 on the side portion of the gate electrode 1055.

5 An impurity of the same conductivity type as the above-described impurity is introduced into the active region 1103' to form relatively heavily doped source and drain regions 1057. With the above-described step, the structure shown in Fig. 7B is obtained.

10 In the step shown in Fig. 7C, a metal silicide layer 1060 is formed on the upper surface of the gate electrode 1055 and the upper surfaces of the source and drain regions 1057. As the material of the metal silicide layer 1060, e.g., nickel silicide, titanium silicide, cobalt silicide, molybdenum silicide, or
15 tungsten silicide can suitably be used. These silicides can be formed by depositing a metal to cover the upper surface of the gate electrode 1055 and the upper surfaces of the source and drain regions 1057, executing annealing to cause the metal and underlying
20 silicon to react with each other, and removing an unreacted portion of the metal by an etchant such as sulfuric acid. The surface of the silicide layer may be nitrided as needed. With the above-described step, the structure shown in Fig. 7C is obtained.

25 In the step shown in Fig. 7D, an insulating film 1061 is formed to cover the upper surface of the gate electrode converted into a silicide and the upper

surfaces of the source and drain regions. As the material of the insulating film 1061, silicon oxide containing phosphorus and/or boron can suitably be used. Contact holes are formed in the insulating film 1061 by CMP, as needed. When photolithography using KrF excimer laser, ArF excimer laser, F₂ excimer laser, electron beam, or X-rays is used, a rectangular contact hole having a side shorter than 0.25 μm or a circular contact hole having a diameter smaller than 0.25 μm can be formed.

The contact holes are filled with a conductor. As a conductor filling method, suitably, after a film of a refractory metal or a nitride thereof is formed on the inner surface of the contact hole as a barrier metal 1062 as needed, a conductor 1063 such as a tungsten alloy, aluminum, aluminum alloy, copper, or copper alloy is deposited by CVD, PVD, or plating. A conductor deposited higher than the upper surface of the insulating film 1061 may be removed by etch back or CMP. Before the contact holes are filled with the conductor, the surface of the silicide in the source and drain regions exposed to the bottom portions of the contact holes may be nitrided. With the above-described step, a transistor such as an FET can be formed on the strained-Si layer so that a semiconductor device having a transistor having the structure shown in Fig. 7D is obtained.

To form a CMOS transistor, a p-type substrate is used as the strained-Si substrate, and an n-well is formed in the substrate in the PMOS region.

Figs. 7A to 7D show only one transistor region.

5 To obtain a semiconductor device which achieve a desired function, a number of transistors or other circuit elements may be formed on the strained-Si substrate, and interconnections therebetween may be formed.

10 The present invention is used for a semiconductor substrate to form a circuit element such as a transistor on a strained semiconductor layer, a manufacturing method of the semiconductor substrate, and a semiconductor device in which the circuit element
15 is formed.

The present invention can provide, e.g., a new technique to form an Si wafer having a strained-Si layer. By the semiconductor substrate of the present invention, the channel mobility can be increased by the
20 strain without changing the process developed by the convention Si-LSI technique.

As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be
25 understood that the invention is not limited to the specific embodiments thereof except as defined in the claims.

CLAIM OF PRIORITY

This application claims priority from Japanese
Patent Application No. 2003-434019 filed on December
5 26, 2003, which is hereby incorporated by reference
herein.